Home
last modified time | relevance | path

Searched refs:SW_PAD_CTL_PAD_SD1_CMD (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h15976 __IO uint32_t SW_PAD_CTL_PAD_SD1_CMD; /**< Pad Control Register, offset: 0x56C */ member
16525 #define IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_REG(base) ((base)->SW_PAD_CTL_PAD_SD1_CMD)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h21899 …__IO uint32_t SW_PAD_CTL_PAD_SD1_CMD; /**< SW_PAD_CTL_PAD_SD1_CMD SW PAD Control … member
22370 #define IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_REG(base) ((base)->SW_PAD_CTL_PAD_SD1_CMD)