Home
last modified time | relevance | path

Searched refs:SW_MUX_CTL_PAD_SD3_DATA7 (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h15786 __IO uint32_t SW_MUX_CTL_PAD_SD3_DATA7; /**< Pad Mux Register, offset: 0x274 */ member
16335 #define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_REG(base) ((base)->SW_MUX_CTL_PAD_SD3_DATA7)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h21766 …__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA7; /**< SW_MUX_CTL_PAD_SD3_DATA7 SW MUX Contro… member
22237 #define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_REG(base) ((base)->SW_MUX_CTL_PAD_SD3_DATA7)