Home
last modified time | relevance | path

Searched refs:SW_MUX_CTL_PAD_SD3_DATA6 (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h15785 __IO uint32_t SW_MUX_CTL_PAD_SD3_DATA6; /**< Pad Mux Register, offset: 0x270 */ member
16334 #define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_REG(base) ((base)->SW_MUX_CTL_PAD_SD3_DATA6)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h21765 …__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA6; /**< SW_MUX_CTL_PAD_SD3_DATA6 SW MUX Contro… member
22236 #define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_REG(base) ((base)->SW_MUX_CTL_PAD_SD3_DATA6)