Home
last modified time | relevance | path

Searched refs:SW_MUX_CTL_PAD_SD2_CLK (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h15771 __IO uint32_t SW_MUX_CTL_PAD_SD2_CLK; /**< Pad Mux Register, offset: 0x238 */ member
16320 #define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_REG(base) ((base)->SW_MUX_CTL_PAD_SD2_CLK)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h21751 …__IO uint32_t SW_MUX_CTL_PAD_SD2_CLK; /**< SW_MUX_CTL_PAD_SD2_CLK SW MUX Control … member
22222 #define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_REG(base) ((base)->SW_MUX_CTL_PAD_SD2_CLK)