Home
last modified time | relevance | path

Searched refs:SWM_PINASSIGN5_SPI1_SCK_IO_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC824/
DLPC824.h6119 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
6124 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC822/
DLPC822.h6119 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
6124 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC834/
DLPC834.h5899 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
5904 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC832/
DLPC832.h5899 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
5904 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC844/
DLPC844.h6633 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
6639 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC845/
DLPC845.h7157 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
7163 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h8619 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
8625 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/
DLPC864.h8617 #define SWM_PINASSIGN5_SPI1_SCK_IO_MASK (0xFF0000U) macro
8623 …(uint32_t)(((uint32_t)(x)) << SWM_PINASSIGN5_SPI1_SCK_IO_SHIFT)) & SWM_PINASSIGN5_SPI1_SCK_IO_MASK)