Home
last modified time | relevance | path

Searched refs:STARTEN0_CLR (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/drivers/
Dfsl_power.c1192 SYSCTL0->STARTEN0_CLR = 1UL << intNumber; in DisableDeepSleepIRQ()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/drivers/
Dfsl_power.c1192 SYSCTL0->STARTEN0_CLR = 1UL << intNumber; in DisableDeepSleepIRQ()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/drivers/
Dfsl_power.c1346 SYSCTL0->STARTEN0_CLR = 1UL << intNumber; in DisableDeepSleepIRQ()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/drivers/
Dfsl_power.c1346 SYSCTL0->STARTEN0_CLR = 1UL << intNumber; in DisableDeepSleepIRQ()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/drivers/
Dfsl_power.c1346 SYSCTL0->STARTEN0_CLR = 1UL << intNumber; in DisableDeepSleepIRQ()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h21104 __O uint32_t STARTEN0_CLR; /**< Start enable 0 clear, offset: 0x6C0 */ member
DMIMXRT685S_cm33.h30717 __O uint32_t STARTEN0_CLR; /**< Start enable 0 clear, offset: 0x6C0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h30717 __O uint32_t STARTEN0_CLR; /**< Start enable 0 clear, offset: 0x6C0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h34049 __IO uint32_t STARTEN0_CLR; /**< Start Enable 0 clear, offset: 0x6C0 */ member
DMIMXRT595S_cm33.h43848 __IO uint32_t STARTEN0_CLR; /**< Start Enable 0 clear, offset: 0x6C0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h42221 __IO uint32_t STARTEN0_CLR; /**< Start Enable 0 clear, offset: 0x6C0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h43847 __IO uint32_t STARTEN0_CLR; /**< Start Enable 0 clear, offset: 0x6C0 */ member