Home
last modified time | relevance | path

Searched refs:SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h70564 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
70570 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
DMIMXRT1175_cm7.h69662 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
69668 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm7.h69160 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
69166 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
DMIMXRT1165_cm4.h70062 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
70068 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h69662 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
69668 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm4.h75525 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
75531 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
DMIMXRT1166_cm7.h74623 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
74629 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h76024 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
76030 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
DMIMXRT1173_cm7.h75122 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
75128 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h75125 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
75131 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm7.h85792 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
85798 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)
DMIMXRT1176_cm4.h86694 #define SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK (0x80U) macro
86700 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_DISPLAY_CPU1_SUSP_SHIFT)) & SRC_DOMAIN_DISPLAY_CPU1_SUSP_MASK)