| /hal_nxp-latest/mcux/mcux-sdk/drivers/erm/ |
| D | fsl_erm.h | 146 return ((base->SR0 & (uint32_t)kERM_AllIntsFlag) >> (0x07U - (uint32_t)channel) * 4U); in ERM_GetInterruptStatus()
170 base->SR0 = mask << ((0x07U - (uint32_t)channel) * 4U); in ERM_ClearInterruptStatus()
|
| D | fsl_erm.c | 71 base->SR0 = 0xFFFFFFFFU; in ERM_Init()
|
| /hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K116_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32K118_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32K144W_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32K148_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32K144_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32K142W_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32K146_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32K142_ERM.h | 78 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/ |
| D | S32Z2_SMU_SRG_S.h | 83 __IO uint32_t SR0; /**< Status 0, offset: 0x200 */ member
|
| D | S32Z2_CE_SRG_S.h | 83 __IO uint32_t SR0; /**< Status 0, offset: 0x200 */ member
|
| D | S32Z2_ERM_GTM.h | 76 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| D | S32Z2_ERM.h | 77 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/ |
| D | S32K344_ERM.h | 77 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/ |
| D | MCXA142.h | 5774 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/ |
| D | MCXA143.h | 5774 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/ |
| D | MCXA153.h | 5774 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/ |
| D | MCXA152.h | 5774 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/ |
| D | MCXA146.h | 7985 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/ |
| D | MCXA145.h | 7985 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/ |
| D | MCXA144.h | 7985 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/ |
| D | MCXA156.h | 7989 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/ |
| D | MCXA154.h | 7989 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/ |
| D | MCXA155.h | 7989 __IO uint32_t SR0; /**< ERM Status Register 0, offset: 0x10 */ member
|
