Home
last modified time | relevance | path

Searched refs:SPI1_BASE (Results 1 – 25 of 108) sorted by relevance

12345

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC812/
DLPC812.h4153 #define SPI1_BASE (0x4005C000u) macro
4155 #define SPI1 ((SPI_Type *)SPI1_BASE)
4157 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE02Z4/
DMKE02Z4.h5623 #define SPI1_BASE (0x40077000u) macro
5625 #define SPI1 ((SPI_Type *)SPI1_BASE)
5627 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z1284/
DMKE04Z1284.h6138 #define SPI1_BASE (0x40077000u) macro
6140 #define SPI1 ((SPI_Type *)SPI1_BASE)
6142 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC824/
DLPC824.h5909 #define SPI1_BASE (0x4005C000u) macro
5911 #define SPI1 ((SPI_Type *)SPI1_BASE)
5913 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC822/
DLPC822.h5909 #define SPI1_BASE (0x4005C000u) macro
5911 #define SPI1 ((SPI_Type *)SPI1_BASE)
5913 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE06Z4/
DMKE06Z4.h6926 #define SPI1_BASE (0x40077000u) macro
6928 #define SPI1 ((SPI_Type *)SPI1_BASE)
6930 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC834/
DLPC834.h5753 #define SPI1_BASE (0x4005C000u) macro
5755 #define SPI1 ((SPI_Type *)SPI1_BASE)
5757 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC832/
DLPC832.h5753 #define SPI1_BASE (0x4005C000u) macro
5755 #define SPI1 ((SPI_Type *)SPI1_BASE)
5757 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/
DMKL17Z644.h7959 #define SPI1_BASE (0x40077000u) macro
7961 #define SPI1 ((SPI_Type *)SPI1_BASE)
7963 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/
DMCXC141.h8956 #define SPI1_BASE (0x40077000u) macro
8958 #define SPI1 ((SPI_Type *)SPI1_BASE)
8960 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/
DMCXC142.h8954 #define SPI1_BASE (0x40077000u) macro
8956 #define SPI1 ((SPI_Type *)SPI1_BASE)
8958 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h4145 #define SPI1_BASE (0x40077000u) macro
4147 #define SPI1 ((SPI_Type *)SPI1_BASE)
4149 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC844/
DLPC844.h6397 #define SPI1_BASE (0x4005C000u) macro
6399 #define SPI1 ((SPI_Type *)SPI1_BASE)
6401 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC845/
DLPC845.h6921 #define SPI1_BASE (0x4005C000u) macro
6923 #define SPI1 ((SPI_Type *)SPI1_BASE)
6925 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/
DMCXC242.h8964 #define SPI1_BASE (0x40077000u) macro
8966 #define SPI1 ((SPI_Type *)SPI1_BASE)
8968 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/
DMKL27Z644.h7975 #define SPI1_BASE (0x40077000u) macro
7977 #define SPI1 ((SPI_Type *)SPI1_BASE)
7979 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/
DMCXC144.h9606 #define SPI1_BASE (0x40077000u) macro
9608 #define SPI1 ((SPI_Type *)SPI1_BASE)
9610 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/
DMCXC143.h9606 #define SPI1_BASE (0x40077000u) macro
9608 #define SPI1 ((SPI_Type *)SPI1_BASE)
9610 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h8364 #define SPI1_BASE (0x4005C000u) macro
8366 #define SPI1 ((SPI_Type *)SPI1_BASE)
8368 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/
DMCXC243.h9664 #define SPI1_BASE (0x40077000u) macro
9666 #define SPI1 ((SPI_Type *)SPI1_BASE)
9668 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/
DMCXC244.h9666 #define SPI1_BASE (0x40077000u) macro
9668 #define SPI1 ((SPI_Type *)SPI1_BASE)
9670 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/
DLPC864.h8362 #define SPI1_BASE (0x4005C000u) macro
8364 #define SPI1 ((SPI_Type *)SPI1_BASE)
8366 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC51U68/
DLPC51U68.h7675 #define SPI1_BASE (0x40087000u) macro
7677 #define SPI1 ((SPI_Type *)SPI1_BASE)
7703 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE, SPI2_BASE, SPI3_BASE, SPI4…
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54114/
DLPC54114_cm0plus.h7952 #define SPI1_BASE (0x40087000u) macro
7954 #define SPI1 ((SPI_Type *)SPI1_BASE)
7980 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE, SPI2_BASE, SPI3_BASE, SPI4…
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54113/
DLPC54113.h7964 #define SPI1_BASE (0x40087000u) macro
7966 #define SPI1 ((SPI_Type *)SPI1_BASE)
7992 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE, SPI2_BASE, SPI3_BASE, SPI4…

12345