Home
last modified time | relevance | path

Searched refs:SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h69803 #define SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (3U) macro
69808 …ET_RAM0_CLK_SHUTOFF(x) (((uint32_t)(((uint32_t)(x)) << SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT…
DMIMXRT798S_cm33_core0.h69890 #define SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (3U) macro
69895 …ET_RAM0_CLK_SHUTOFF(x) (((uint32_t)(((uint32_t)(x)) << SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT…
DMIMXRT798S_ezhv.h70087 #define SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (3U) macro
70092 …ET_RAM0_CLK_SHUTOFF(x) (((uint32_t)(((uint32_t)(x)) << SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h66918 #define SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (3U) macro
66923 …ET_RAM0_CLK_SHUTOFF(x) (((uint32_t)(((uint32_t)(x)) << SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT…
DMIMXRT735S_cm33_core0.h66665 #define SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (3U) macro
66670 …ET_RAM0_CLK_SHUTOFF(x) (((uint32_t)(((uint32_t)(x)) << SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h69890 #define SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (3U) macro
69895 …ET_RAM0_CLK_SHUTOFF(x) (((uint32_t)(((uint32_t)(x)) << SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT…
DMIMXRT758S_ezhv.h70063 #define SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT (3U) macro
70068 …ET_RAM0_CLK_SHUTOFF(x) (((uint32_t)(((uint32_t)(x)) << SLEEPCON0_RUNCFG_SET_RAM0_CLK_SHUTOFF_SHIFT…