Home
last modified time | relevance | path

Searched refs:SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h69966 #define SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (0x10U) macro
69972 …(x)) << SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_SHIFT)) & SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK)
DMIMXRT798S_cm33_core0.h70053 #define SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (0x10U) macro
70059 …(x)) << SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_SHIFT)) & SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK)
DMIMXRT798S_ezhv.h70250 #define SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (0x10U) macro
70256 …(x)) << SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_SHIFT)) & SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h67081 #define SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (0x10U) macro
67087 …(x)) << SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_SHIFT)) & SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK)
DMIMXRT735S_cm33_core0.h66828 #define SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (0x10U) macro
66834 …(x)) << SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_SHIFT)) & SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h70053 #define SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (0x10U) macro
70059 …(x)) << SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_SHIFT)) & SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK)
DMIMXRT758S_ezhv.h70226 #define SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK (0x10U) macro
70232 …(x)) << SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_SHIFT)) & SLEEPCON0_RUNCFG_CLR_RAM1_CLK_SHUTOFF_MASK)