Home
last modified time | relevance | path

Searched refs:SINGLE_RESET_SW_CTRL (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/boards/mcimx93qsb/
Dboard.c494 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
496 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DDRPHY_ClodRest()
502 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
506 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DDRPHY_ClodRest()
512 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
709 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DRAMEnterRetention()
/hal_nxp-latest/mcux/mcux-sdk/boards/mcimx93evk/
Dboard.c536 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
538 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DDRPHY_ClodRest()
544 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
548 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DDRPHY_ClodRest()
554 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
751 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DRAMEnterRetention()
/hal_nxp-latest/mcux/mcux-sdk/boards/mcimx93autoevk/
Dboard.c507 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
509 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DDRPHY_ClodRest()
515 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
519 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DDRPHY_ClodRest()
525 … SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL &= ~SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_1_MASK; in BOARD_DDRPHY_ClodRest()
722 SRC_DPHY_SLICE->SINGLE_RESET_SW_CTRL |= SRC_MIX_SLICE_SINGLE_RESET_SW_CTRL_RST_CTRL_SOFT_0_MASK; in BOARD_DRAMEnterRetention()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9131/
DMIMX9131.h53383 …__IO uint32_t SINGLE_RESET_SW_CTRL; /**< Single reset by software control, offset: 0x… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9352/
DMIMX9352_cm33.h69740 …__IO uint32_t SINGLE_RESET_SW_CTRL; /**< Single reset by software control, offset: 0x… member
DMIMX9352_ca55.h69724 …__IO uint32_t SINGLE_RESET_SW_CTRL; /**< Single reset by software control, offset: 0x… member