Home
last modified time | relevance | path

Searched refs:SIM_PLATCGC_CGCERM_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K116_SIM.h344 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
347 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
DS32K118_SIM.h344 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
347 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
DS32K142W_SIM.h440 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
443 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
DS32K142_SIM.h420 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
423 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
DS32K144W_SIM.h440 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
443 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
DS32K144_SIM.h420 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
423 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
DS32K146_SIM.h465 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
468 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
DS32K148_SIM.h500 #define SIM_PLATCGC_CGCERM_MASK (0x8U) macro
503 … (((uint32_t)(((uint32_t)(x)) << SIM_PLATCGC_CGCERM_SHIFT)) & SIM_PLATCGC_CGCERM_MASK)
/hal_nxp-latest/s32/drivers/s32k1/Mcu/src/
DClock_Ip_Frequency.c1044 …Frequency &= Clock_Ip_u32EnableGate[((IP_SIM->PLATCGC & SIM_PLATCGC_CGCERM_MASK) >> SIM_PLATCGC_CG… in get_ERM0_CLK_Frequency()