| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/ |
| D | MIMXRT1041.h | 36871 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 36876 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/ |
| D | MIMXRT1042.h | 40281 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 40286 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/ |
| D | MIMXRT1061.h | 37755 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 37760 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/ |
| D | MIMXRT1064.h | 41956 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 41961 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/ |
| D | MIMXRT1062.h | 41949 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 41954 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/ |
| D | MIMXRT1175_cm4.h | 65859 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 65864 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| D | MIMXRT1175_cm7.h | 64957 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 64962 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/ |
| D | MIMXRT1165_cm7.h | 64455 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 64460 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| D | MIMXRT1165_cm4.h | 65357 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 65362 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/ |
| D | MIMXRT1171.h | 64957 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 64962 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/ |
| D | MIMXRT1166_cm4.h | 70820 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 70825 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| D | MIMXRT1166_cm7.h | 69918 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 69923 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/ |
| D | MIMXRT1173_cm4.h | 71319 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 71324 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| D | MIMXRT1173_cm7.h | 70417 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 70422 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/ |
| D | MIMXRT1172.h | 70420 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 70425 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/ |
| D | MIMXRT1176_cm7.h | 81087 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 81092 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| D | MIMXRT1176_cm4.h | 81989 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 81994 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1187/ |
| D | MIMXRT1187_cm33.h | 74914 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 74919 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| D | MIMXRT1187_cm7.h | 72888 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 72893 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1189/ |
| D | MIMXRT1189_cm33.h | 78762 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 78767 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|
| D | MIMXRT1189_cm7.h | 76717 #define SEMC_NORCR0_ADVH_SHIFT (11U) macro 76722 …CR0_ADVH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVH_SHIFT)) & SEMC_N…
|