Searched refs:SDIO0FCLKDIV_OFFSET (Results 1 – 8 of 8) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/drivers/ |
| D | fsl_clock.h | 471 #define SDIO0FCLKDIV_OFFSET 0x684 macro
780 …kCLOCK_DivSdio0Clk = CLKCTL0_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< Sdio0 Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/drivers/ |
| D | fsl_clock.h | 471 #define SDIO0FCLKDIV_OFFSET 0x684 macro
780 …kCLOCK_DivSdio0Clk = CLKCTL0_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< Sdio0 Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/drivers/ |
| D | fsl_clock.h | 593 #define SDIO0FCLKDIV_OFFSET 0x684 macro
973 …kCLOCK_DivSdio0Clk = CLKCTL0_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< Sdio0 Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/drivers/ |
| D | fsl_clock.h | 593 #define SDIO0FCLKDIV_OFFSET 0x684 macro
973 …kCLOCK_DivSdio0Clk = CLKCTL0_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< Sdio0 Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/drivers/ |
| D | fsl_clock.h | 593 #define SDIO0FCLKDIV_OFFSET 0x684 macro
973 …kCLOCK_DivSdio0Clk = CLKCTL0_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< Sdio0 Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/drivers/ |
| D | fsl_clock.h | 937 #define SDIO0FCLKDIV_OFFSET 0x264 macro
1748 …kCLOCK_DivSdio0Clk = CLKCTL4_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< SDIO0 Clk Divider…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/drivers/ |
| D | fsl_clock.h | 937 #define SDIO0FCLKDIV_OFFSET 0x264 macro
1748 …kCLOCK_DivSdio0Clk = CLKCTL4_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< SDIO0 Clk Divider…
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/drivers/ |
| D | fsl_clock.h | 937 #define SDIO0FCLKDIV_OFFSET 0x264 macro
1748 …kCLOCK_DivSdio0Clk = CLKCTL4_TUPLE_MUXA(SDIO0FCLKDIV_OFFSET, 0), /*!< SDIO0 Clk Divider…
|
