Home
last modified time | relevance | path

Searched refs:SDIF_PWREN_POWER_ENABLE0_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/sdif/
Dfsl_sdif.h532 base->PWREN |= SDIF_PWREN_POWER_ENABLE0_MASK; in SDIF_EnableCardPower()
536 base->PWREN &= ~SDIF_PWREN_POWER_ENABLE0_MASK; in SDIF_EnableCardPower()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h17273 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
17278 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h17272 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
17277 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h18929 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
18934 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h18928 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
18933 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h19527 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
19532 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)
DLPC55S66_cm33_core0.h19527 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
19532 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h19526 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
19531 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)
DLPC55S69_cm33_core0.h19526 #define SDIF_PWREN_POWER_ENABLE0_MASK (0x1U) macro
19531 … (((uint32_t)(((uint32_t)(x)) << SDIF_PWREN_POWER_ENABLE0_SHIFT)) & SDIF_PWREN_POWER_ENABLE0_MASK)