Home
last modified time | relevance | path

Searched refs:SCG_SPLLCFG_MULT_SHIFT (Results 1 – 25 of 29) sorted by relevance

12

/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K142W_SCG.h473 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
475 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
DS32K142_SCG.h492 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
494 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
DS32K146_SCG.h492 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
494 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
DS32K144_SCG.h492 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
494 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
DS32K148_SCG.h492 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
494 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
DS32K144W_SCG.h473 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
475 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/
Dsystem_K32L2A31A.c117 …multi = (uint16_t)(((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT) + 16U); in SystemCoreClockUpdate()
DK32L2A31A.h15301 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
15303 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/
Dsystem_K32L2A41A.c117 …multi = (uint16_t)(((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT) + 16U); in SystemCoreClockUpdate()
DK32L2A41A.h15301 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
15303 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE18F16/
Dsystem_MKE18F16.c138 multi = (uint16_t)(((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT) + 16U); in SystemCoreClockUpdate()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16F16/
Dsystem_MKE16F16.c138 multi = (uint16_t)(((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT) + 16U); in SystemCoreClockUpdate()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/
Dsystem_MKE14F16.c138 multi = (uint16_t)(((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT) + 16U); in SystemCoreClockUpdate()
DMKE14F16.h16266 #define SCG_SPLLCFG_MULT_SHIFT (16U) macro
16269 …CFG_MULT(x) (((uint32_t)(((uint32_t)(x)) << SCG_SPLLCFG_MULT_SHIFT)) & SCG_SP…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U3/
Dsystem_MCIMX7U3_cm4.c192 SCGOUTClock *= spllMulti[((SCG0->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)]; in SystemCoreClockUpdate()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U5/
Dsystem_MCIMX7U5_cm4.c193 SCGOUTClock *= spllMulti[((SCG0->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)]; in SystemCoreClockUpdate()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE18F16/drivers/
Dfsl_clock.c65 #define SCG_SPLLCFG_MULT_VAL ((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/drivers/
Dfsl_clock.c65 #define SCG_SPLLCFG_MULT_VAL ((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16F16/drivers/
Dfsl_clock.c65 #define SCG_SPLLCFG_MULT_VAL ((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/drivers/
Dfsl_clock.c69 #define SCG_SPLLCFG_MULT_VAL ((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/drivers/
Dfsl_clock.c69 #define SCG_SPLLCFG_MULT_VAL ((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)
/hal_nxp-latest/s32/drivers/s32k1/Mcu/src/
DClock_Ip_Specific.c621 …ration.MulFactorDiv = (uint8)((IP_SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT); in getSpllConfig()
DClock_Ip_Frequency.c1639 …Mul = (((Base->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT) + 16U); … in PLL_VCO()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U3/drivers/
Dfsl_clock.c82 #define SCG_SPLLCFG_MULT_VAL ((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U5/drivers/
Dfsl_clock.c82 #define SCG_SPLLCFG_MULT_VAL ((SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT)

12