Home
last modified time | relevance | path

Searched refs:SCGC5 (Results 1 – 25 of 59) sorted by relevance

123

/hal_nxp-latest/mcux/mcux-sdk/devices/MKW22D5/
Dsystem_MKW22D5.c87 SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK; /* Ungate PORTB and PORTC clock*/ in ExtClk_Setup_HookUp()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW24D5/
Dsystem_MKW24D5.c87 SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK; /* Ungate PORTB and PORTC clock*/ in ExtClk_Setup_HookUp()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW40Z4/
Dsystem_MKW40Z4.c101 SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK; in SystemInit()
DMKW40Z4.h6791 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
6825 #define SIM_SCGC5_REG(base) ((base)->SCGC5)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW20Z4/
Dsystem_MKW20Z4.c101 SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK; in SystemInit()
DMKW20Z4.h6791 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
6825 #define SIM_SCGC5_REG(base) ((base)->SCGC5)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/
Dsystem_MKW30Z4.c101 SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK; in SystemInit()
DMKW30Z4.h6791 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
6825 #define SIM_SCGC5_REG(base) ((base)->SCGC5)
/hal_nxp-latest/mcux/middleware/wireless/framework_5.3.3/XCVR/MKW41Z4/
Dfsl_xcvr.c383 SIM->SCGC5 |= SIM_SCGC5_PHYDIG_MASK; in XCVR_Init()
536 SIM->SCGC5 |= mode_config->scgc5_clock_ena_bits; in XCVR_Configure()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC041/
DMCXC041.h5476 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/
DMKL17Z644.h6768 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/
DMCXC141.h7599 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/
DMCXC142.h7597 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h3631 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/
DMCXC242.h7599 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/
DMKL27Z644.h6777 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/
DMCXC144.h8243 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/
DMCXC143.h8243 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/
DMK02F12810.h8160 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/
DMCXC243.h8241 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/
DMCXC244.h8243 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV30F12810/
DMKV30F12810.h8165 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/
DMKV10Z7.h8020 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F12810/
DMKV31F12810.h8888 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z1287/
DMKV10Z1287.h8798 …__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offs… member

123