Home
last modified time | relevance | path

Searched refs:RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h42311 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
42317 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT735S_cm33_core1.h42371 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
42377 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT735S_ezhv.h60603 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
60609 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT735S_cm33_core0.h60186 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
60192 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h45594 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
45600 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT758S_hifi1.h45532 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
45538 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT758S_cm33_core0.h63411 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
63417 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT758S_ezhv.h63748 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
63754 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h45532 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
45538 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT798S_cm33_core1.h45594 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
45600 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT798S_hifi4.h63326 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
63332 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT798S_cm33_core0.h63411 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
63417 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)
DMIMXRT798S_ezhv.h63772 #define RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK (0x10U) macro
63778 …int32_t)(((uint32_t)(x)) << RSTCTL4_PRSTCTL1_CLR_USDHC0_SHIFT)) & RSTCTL4_PRSTCTL1_CLR_USDHC0_MASK)