Home
last modified time | relevance | path

Searched refs:RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h41736 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
41742 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT735S_cm33_core1.h41796 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
41802 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT735S_ezhv.h60047 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
60053 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT735S_cm33_core0.h59611 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
59617 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h45019 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
45025 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT758S_hifi1.h44957 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
44963 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT758S_cm33_core0.h62836 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
62842 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT758S_ezhv.h63192 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
63198 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h44957 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
44963 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT798S_cm33_core1.h45019 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
45025 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT798S_hifi4.h62751 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
62757 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT798S_cm33_core0.h62836 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
62842 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)
DMIMXRT798S_ezhv.h63216 #define RSTCTL3_PRSTCTL1_SET_ACMP0_MASK (0x100U) macro
63222 …(uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_SET_ACMP0_SHIFT)) & RSTCTL3_PRSTCTL1_SET_ACMP0_MASK)