Home
last modified time | relevance | path

Searched refs:RSTCTL3_PRSTCTL1_ADC0_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h41616 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
41622 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT735S_cm33_core1.h41676 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
41682 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT735S_ezhv.h59927 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
59933 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT735S_cm33_core0.h59491 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
59497 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h44899 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
44905 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT758S_hifi1.h44837 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
44843 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT758S_cm33_core0.h62716 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
62722 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT758S_ezhv.h63072 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
63078 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h44837 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
44843 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT798S_cm33_core1.h44899 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
44905 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT798S_hifi4.h62631 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
62637 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT798S_cm33_core0.h62716 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
62722 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)
DMIMXRT798S_ezhv.h63096 #define RSTCTL3_PRSTCTL1_ADC0_MASK (0x40U) macro
63102 … (((uint32_t)(((uint32_t)(x)) << RSTCTL3_PRSTCTL1_ADC0_SHIFT)) & RSTCTL3_PRSTCTL1_ADC0_MASK)