Home
last modified time | relevance | path

Searched refs:RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h40891 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
40897 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
DMIMXRT735S_cm33_core1.h40951 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
40957 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
DMIMXRT735S_ezhv.h59240 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
59246 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h44174 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
44180 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
DMIMXRT758S_hifi1.h44112 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
44118 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
DMIMXRT758S_ezhv.h62385 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
62391 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h44112 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
44118 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
DMIMXRT798S_cm33_core1.h44174 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
44180 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)
DMIMXRT798S_ezhv.h62409 #define RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK (0x200U) macro
62415 …t32_t)(x)) << RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_SHIFT)) & RSTCTL1_PRSTCTL0_SET_LP_FLEXCOMM20_MASK)