Home
last modified time | relevance | path

Searched refs:RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h40963 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
40969 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
DMIMXRT735S_cm33_core1.h41023 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
41029 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
DMIMXRT735S_ezhv.h59312 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
59318 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h44246 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
44252 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
DMIMXRT758S_hifi1.h44184 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
44190 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
DMIMXRT758S_ezhv.h62457 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
62463 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h44184 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
44190 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
DMIMXRT798S_cm33_core1.h44246 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
44252 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)
DMIMXRT798S_ezhv.h62481 #define RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK (0x40000U) macro
62487 …t32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SET_CTIMER6_SHIFT)) & RSTCTL1_PRSTCTL0_SET_CTIMER6_MASK)