Home
last modified time | relevance | path

Searched refs:RSTCTL1_PRSTCTL0_SEMA42_3_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h40815 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
40821 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
DMIMXRT735S_cm33_core1.h40875 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
40881 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
DMIMXRT735S_ezhv.h59164 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
59170 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h44098 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
44104 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
DMIMXRT758S_hifi1.h44036 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
44042 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
DMIMXRT758S_ezhv.h62309 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
62315 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h44036 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
44042 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
DMIMXRT798S_cm33_core1.h44098 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
44104 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)
DMIMXRT798S_ezhv.h62333 #define RSTCTL1_PRSTCTL0_SEMA42_3_MASK (0x2000000U) macro
62339 …(((uint32_t)(((uint32_t)(x)) << RSTCTL1_PRSTCTL0_SEMA42_3_SHIFT)) & RSTCTL1_PRSTCTL0_SEMA42_3_MASK)