Home
last modified time | relevance | path

Searched refs:RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h32096 #define RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK (0x8000000U) macro
32102 …t32_t)(x)) << RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_SHIFT)) & RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK)
DMIMXRT595S_cm33.h39400 #define RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK (0x8000000U) macro
39406 …t32_t)(x)) << RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_SHIFT)) & RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h37773 #define RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK (0x8000000U) macro
37779 …t32_t)(x)) << RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_SHIFT)) & RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h39399 #define RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK (0x8000000U) macro
39405 …t32_t)(x)) << RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_SHIFT)) & RSTCTL1_PRSTCTL0_CLR_OSEVENT_TIMER_MASK)