Home
last modified time | relevance | path

Searched refs:RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h18617 #define RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (0x1U) macro
18623 …int32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL2_CLR_UTICK0_SHIFT)) & RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK)
DMIMXRT685S_cm33.h26433 #define RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (0x1U) macro
26439 …int32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL2_CLR_UTICK0_SHIFT)) & RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h26433 #define RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (0x1U) macro
26439 …int32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL2_CLR_UTICK0_SHIFT)) & RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h31088 #define RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (0x1U) macro
31094 …int32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL2_CLR_UTICK0_SHIFT)) & RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK)
DMIMXRT595S_cm33.h38373 #define RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (0x1U) macro
38379 …int32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL2_CLR_UTICK0_SHIFT)) & RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h36746 #define RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (0x1U) macro
36752 …int32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL2_CLR_UTICK0_SHIFT)) & RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h38372 #define RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK (0x1U) macro
38378 …int32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL2_CLR_UTICK0_SHIFT)) & RSTCTL0_PRSTCTL2_CLR_UTICK0_MASK)