Home
last modified time | relevance | path

Searched refs:RSTCTL0_PRSTCTL1_SET_ADC0_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h18433 #define RSTCTL0_PRSTCTL1_SET_ADC0_MASK (0x10000U) macro
18439 …(((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL1_SET_ADC0_SHIFT)) & RSTCTL0_PRSTCTL1_SET_ADC0_MASK)
DMIMXRT685S_cm33.h26249 #define RSTCTL0_PRSTCTL1_SET_ADC0_MASK (0x10000U) macro
26255 …(((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL1_SET_ADC0_SHIFT)) & RSTCTL0_PRSTCTL1_SET_ADC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h26249 #define RSTCTL0_PRSTCTL1_SET_ADC0_MASK (0x10000U) macro
26255 …(((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL1_SET_ADC0_SHIFT)) & RSTCTL0_PRSTCTL1_SET_ADC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30848 #define RSTCTL0_PRSTCTL1_SET_ADC0_MASK (0x10000U) macro
30854 …(((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL1_SET_ADC0_SHIFT)) & RSTCTL0_PRSTCTL1_SET_ADC0_MASK)
DMIMXRT595S_cm33.h38133 #define RSTCTL0_PRSTCTL1_SET_ADC0_MASK (0x10000U) macro
38139 …(((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL1_SET_ADC0_SHIFT)) & RSTCTL0_PRSTCTL1_SET_ADC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h36506 #define RSTCTL0_PRSTCTL1_SET_ADC0_MASK (0x10000U) macro
36512 …(((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL1_SET_ADC0_SHIFT)) & RSTCTL0_PRSTCTL1_SET_ADC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h38132 #define RSTCTL0_PRSTCTL1_SET_ADC0_MASK (0x10000U) macro
38138 …(((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL1_SET_ADC0_SHIFT)) & RSTCTL0_PRSTCTL1_SET_ADC0_MASK)