Home
last modified time | relevance | path

Searched refs:RSTCTL0_PRSTCTL0_CLR_GPU_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h31000 #define RSTCTL0_PRSTCTL0_CLR_GPU_MASK (0x4000000U) macro
31006 … (((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL0_CLR_GPU_SHIFT)) & RSTCTL0_PRSTCTL0_CLR_GPU_MASK)
DMIMXRT595S_cm33.h38285 #define RSTCTL0_PRSTCTL0_CLR_GPU_MASK (0x4000000U) macro
38291 … (((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL0_CLR_GPU_SHIFT)) & RSTCTL0_PRSTCTL0_CLR_GPU_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h36658 #define RSTCTL0_PRSTCTL0_CLR_GPU_MASK (0x4000000U) macro
36664 … (((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL0_CLR_GPU_SHIFT)) & RSTCTL0_PRSTCTL0_CLR_GPU_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h38284 #define RSTCTL0_PRSTCTL0_CLR_GPU_MASK (0x4000000U) macro
38290 … (((uint32_t)(((uint32_t)(x)) << RSTCTL0_PRSTCTL0_CLR_GPU_SHIFT)) & RSTCTL0_PRSTCTL0_CLR_GPU_MASK)