Home
last modified time | relevance | path

Searched refs:RLAR (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/CMSIS/Include/
Dmpu_armv8.h124 uint32_t RLAR; /*!< Region Limit Address Register value */ member
222 mpu->RLAR = 0U; in ARM_MPU_ClrRegionEx()
253 mpu->RLAR = rlar; in ARM_MPU_SetRegionEx()
Dcore_armv8mbl.h830 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
938 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
Dcore_cm23.h905 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1013 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
Dcore_armv8mml.h1397 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1511 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
Dcore_cm35p.h1472 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1586 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
Dcore_cm33.h1472 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1586 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
Dcore_armv81mml.h1550 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1667 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/hal_nxp-latest/mcux/mcux-sdk/CMSIS/Core/Include/
Dmpu_armv8.h124 uint32_t RLAR; /*!< Region Limit Address Register value */ member
228 mpu->RLAR = 0U; in ARM_MPU_ClrRegionEx()
259 mpu->RLAR = rlar; in ARM_MPU_SetRegionEx()
Dcore_cm33.h1480 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register… member
1594 …__IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register… member
/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_MPU.h80 …__IO uint32_t RLAR; /**< MPU Region Limit Address Register, offset: 0… member
83 …__IO uint32_t RLAR; /**< MPU RLAR Aliases, array offset: 0xDA8, array s… member