Home
last modified time | relevance | path

Searched refs:QuadSPI_SPTRCLR_ABRT_CLR_MASK (Results 1 – 5 of 5) sorted by relevance

/hal_nxp-latest/s32/drivers/s32k3/Fls/include/
DQspi_Ip_HwAccess.h98 #ifdef QuadSPI_SPTRCLR_ABRT_CLR_MASK
104 BaseAddr->SPTRCLR |= QuadSPI_SPTRCLR_ABRT_CLR_MASK; in Qspi_Ip_ClearAhbBuf()
115 RegValue = (RegValue & QuadSPI_SPTRCLR_ABRT_CLR_MASK) >> QuadSPI_SPTRCLR_ABRT_CLR_SHIFT; in Qspi_Ip_GetClrAhbStatus()
/hal_nxp-latest/s32/drivers/s32ze/Mem_EXFLS/include/
DQspi_Ip_HwAccess.h101 #ifdef QuadSPI_SPTRCLR_ABRT_CLR_MASK
107 BaseAddr->SPTRCLR |= QuadSPI_SPTRCLR_ABRT_CLR_MASK; in Qspi_Ip_ClearAhbBuf()
118 RegValue = (RegValue & QuadSPI_SPTRCLR_ABRT_CLR_MASK) >> QuadSPI_SPTRCLR_ABRT_CLR_SHIFT; in Qspi_Ip_GetClrAhbStatus()
/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_QUADSPI.h1164 #define QuadSPI_SPTRCLR_ABRT_CLR_MASK (0x10000U) macro
1167 … (((uint32_t)(((uint32_t)(x)) << QuadSPI_SPTRCLR_ABRT_CLR_SHIFT)) & QuadSPI_SPTRCLR_ABRT_CLR_MASK)
/hal_nxp-latest/s32/drivers/s32k3/Fls/src/
DQspi_Ip_Controller.c697 #ifdef QuadSPI_SPTRCLR_ABRT_CLR_MASK in Qspi_Ip_AhbFlush()
/hal_nxp-latest/s32/drivers/s32ze/Mem_EXFLS/src/
DQspi_Ip_Controller.c698 #ifdef QuadSPI_SPTRCLR_ABRT_CLR_MASK in Qspi_Ip_AhbFlush()