Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_L_DP_IDX6_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16595 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
16599 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16594 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
16598 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h17193 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
17197 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
DLPC55S66_cm33_core0.h17193 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
17197 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17192 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
17196 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
DLPC55S69_cm33_core0.h17192 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
17196 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h18031 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
18034 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
DMIMXRT685S_cm33.h25828 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
25831 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h25828 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
25831 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30326 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
30333 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
DMIMXRT595S_cm33.h37592 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
37599 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35965 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
35972 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37591 #define PUF_IDXBLK_L_DP_IDX6_MASK (0x3000U) macro
37598 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX6_SHIFT)) & PUF_IDXBLK_L_DP_IDX6_MASK)