Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_L_DP_IDX2_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16571 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
16575 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16570 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
16574 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h17169 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
17173 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
DLPC55S66_cm33_core0.h17169 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
17173 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17168 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
17172 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
DLPC55S69_cm33_core0.h17168 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
17172 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h18011 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
18014 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
DMIMXRT685S_cm33.h25808 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
25811 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h25808 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
25811 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30290 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
30297 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
DMIMXRT595S_cm33.h37556 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
37563 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35929 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
35936 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37555 #define PUF_IDXBLK_L_DP_IDX2_MASK (0x30U) macro
37562 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX2_SHIFT)) & PUF_IDXBLK_L_DP_IDX2_MASK)