Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_H_IDX8_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16507 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
16511 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16506 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
16510 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h17105 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
17109 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
DLPC55S66_cm33_core0.h17105 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
17109 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17104 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
17108 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
DLPC55S69_cm33_core0.h17104 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
17108 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h17952 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
17955 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
DMIMXRT685S_cm33.h25749 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
25752 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h25749 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
25752 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30191 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
30198 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
DMIMXRT595S_cm33.h37457 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
37464 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35830 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
35837 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37456 #define PUF_IDXBLK_H_IDX8_MASK (0x3U) macro
37463 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX8_SHIFT)) & PUF_IDXBLK_H_IDX8_MASK)