Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_H_IDX11_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16525 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
16529 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16524 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
16528 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h17123 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
17127 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
DLPC55S66_cm33_core0.h17123 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
17127 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17122 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
17126 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
DLPC55S69_cm33_core0.h17122 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
17126 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h17967 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
17970 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
DMIMXRT685S_cm33.h25764 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
25767 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h25764 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
25767 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30218 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
30225 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
DMIMXRT595S_cm33.h37484 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
37491 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35857 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
35864 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37483 #define PUF_IDXBLK_H_IDX11_MASK (0xC0U) macro
37490 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_IDX11_SHIFT)) & PUF_IDXBLK_H_IDX11_MASK)