Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_H_DP_IDX13_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16474 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
16478 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16473 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
16477 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h17072 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
17076 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
DLPC55S66_cm33_core0.h17072 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
17076 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17071 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
17075 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
DLPC55S69_cm33_core0.h17071 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
17075 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h17921 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
17924 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
DMIMXRT685S_cm33.h25718 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
25721 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h25718 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
25721 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30148 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
30155 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
DMIMXRT595S_cm33.h37414 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
37421 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35787 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
35794 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37413 #define PUF_IDXBLK_H_DP_IDX13_MASK (0xC00U) macro
37420 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX13_SHIFT)) & PUF_IDXBLK_H_DP_IDX13_MASK)