Home
last modified time | relevance | path

Searched refs:PUF_ALLOW_ALLOWENROLL_MASK (Results 1 – 25 of 34) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/drivers/puf/
Dfsl_puf.c226 …if ((status != kStatus_Success) || (0U == (base->ALLOW & (PUF_ALLOW_ALLOWENROLL_MASK | PUF_ALLOW_A… in PUF_Init()
233 …if ((status != kStatus_Success) || (0U == (base->ALLOW & (PUF_ALLOW_ALLOWENROLL_MASK | PUF_ALLOW_A… in PUF_Init()
315 if (0x0u == (base->ALLOW & PUF_ALLOW_ALLOWENROLL_MASK)) in PUF_Enroll()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h7480 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
7484 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S018/
DLPC54S018.h12373 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
12377 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h11052 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
11055 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h12373 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
12377 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S06/
DLPC55S06.h18784 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
18788 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S04/
DLPC55S04.h18784 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
18788 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16070 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
16074 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16069 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
16073 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S16/
DLPC55S16.h19514 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
19518 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S14/
DLPC55S14.h19513 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
19517 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h16668 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
16672 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
DLPC55S66_cm33_core0.h16668 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
16672 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h16667 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
16671 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
DLPC55S69_cm33_core0.h16667 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
16671 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h17541 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
17544 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
DMIMXRT685S_cm33.h25338 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
25341 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h25338 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
25341 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h29729 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
29732 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
DMIMXRT595S_cm33.h36995 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
36998 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35368 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
35371 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h36994 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
36997 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h61637 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
61643 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm7.h60211 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
60217 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h60735 #define PUF_ALLOW_ALLOWENROLL_MASK (0x1U) macro
60741 … (((uint32_t)(((uint32_t)(x)) << PUF_ALLOW_ALLOWENROLL_SHIFT)) & PUF_ALLOW_ALLOWENROLL_MASK)

12