Home
last modified time | relevance | path

Searched refs:PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h31882 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) macro
31902 …int32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h33277 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) macro
33296 …int32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h34589 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) macro
34609 …int32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h35128 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) macro
35147 …int32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h34021 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) macro
34041 …int32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h36663 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) macro
36683 …int32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h36656 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) macro
36676 …int32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h28780 #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK 0x1Fu macro
28782 …(((uint32_t)(((uint32_t)(x))<<PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT))&PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)