| /hal_nxp-latest/mcux/mcux-sdk/drivers/msmc/ |
| D | fsl_msmc.h | 269 …return (smc_power_state_t)(uint32_t)((base->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_… in SMC_GetPowerModeState()
283 return (smc_power_stop_entry_status_t)(uint32_t)((base->PMSTAT & SMC_PMSTAT_STOPSTAT_MASK) >> in SMC_GetStopEntryStatus()
298 base->PMSTAT = (base->PMSTAT & ~SMC_PMSTAT_STOPSTAT_MASK) | SMC_PMSTAT_STOPSTAT(0x01); in SMC_ClearStopEntryStatus()
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/asmc/ |
| D | fsl_asmc.h | 182 return (asmc_power_state_t)(base->PMSTAT); in ASMC_GetPowerModeState()
|
| /hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K118_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| D | S32K116_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| D | S32K142W_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| D | S32K144W_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| D | S32K142_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| D | S32K146_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| D | S32K148_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| D | S32K144_SMC.h | 78 __I uint32_t PMSTAT; /**< Power Mode Status register, offset: 0x14 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/smc/ |
| D | fsl_smc.h | 277 return (smc_power_state_t)base->PMSTAT; in SMC_GetPowerModeState()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKW40Z4/ |
| D | system_MKW40Z4.c | 203 while(SMC->PMSTAT != 0x04U) { /* Wait until the system is in VLPR mode */ in SystemInit()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKW20Z4/ |
| D | system_MKW20Z4.c | 203 while(SMC->PMSTAT != 0x04U) { /* Wait until the system is in VLPR mode */ in SystemInit()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/ |
| D | system_MKW30Z4.c | 203 while(SMC->PMSTAT != 0x04U) { /* Wait until the system is in VLPR mode */ in SystemInit()
|
| /hal_nxp-latest/s32/drivers/s32k1/Mcu/src/ |
| D | Clock_Ip_Specific.c | 477 …CLOCK_IP_DEV_ASSERT(CLOCK_IP_RUN_POWER_MODE_STATUS == ((IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >… in Clock_Ip_SpecificPlatformInitClock()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC041/ |
| D | MCXC041.h | 6082 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/ |
| D | MKL17Z644.h | 7447 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/ |
| D | MCXC141.h | 8364 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/ |
| D | MCXC142.h | 8362 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/ |
| D | MKL25Z4.h | 3951 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/ |
| D | MCXC242.h | 8372 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/ |
| D | MKL27Z644.h | 7463 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/ |
| D | MCXC144.h | 9022 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/ |
| D | MCXC143.h | 9022 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/ |
| D | MK02F12810.h | 8917 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */ member
|
