Searched refs:PMC_PDRCFG0 (Results 1 – 3 of 3) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/drivers/ |
| D | fsl_power.h | 45 #define PMC_PDRCFG0 0x1U macro
84 …MAKE_PD_BITS(PMC_PDRCFG0, 6U), /*!< Power Switch and DSR Enable for the VDD2_MEDIA and VDDN_MEDIA …
85 …kPDRUNCFG_DSR_VDDN_COM = MAKE_PD_BITS(PMC_PDRCFG0, 8U), /*!< Power Switch and DSR Enable for the V…
86 kPDRUNCFG_PD_VDD2_DSP = MAKE_PD_BITS(PMC_PDRCFG0, 9U), /*!< Power switch for the HiFi4 DSP. */
87 …kPDRUNCFG_PD_VDD2_MIPI = MAKE_PD_BITS(PMC_PDRCFG0, 10U), /*!< Power Switch for the MIPI PHY…
88 kPDRUNCFG_LP_DCDC = MAKE_PD_BITS(PMC_PDRCFG0, 12U), /*!< DCDC Low-Power Mode. */
89 kPDRUNCFG_PD_RBB_VDD1 = MAKE_PD_BITS(PMC_PDRCFG0, 22U), /*!< Power Down RBB in VDD1. */
90 …kPDRUNCFG_PD_AFBB_VDD1 = MAKE_PD_BITS(PMC_PDRCFG0, 23U), /*!< Power Down AFBB in VDD1 Domai…
91 …kPDRUNCFG_PD_RBB_VDD2 = MAKE_PD_BITS(PMC_PDRCFG0, 24U), /*!< Power Down RBB in VDD2 Domain…
92 …kPDRUNCFG_PD_AFBB_VDD2 = MAKE_PD_BITS(PMC_PDRCFG0, 25U), /*!< Power Down AFBB in VDD2 Domai…
[all …]
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/drivers/ |
| D | fsl_power.h | 45 #define PMC_PDRCFG0 0x1U macro
84 …MAKE_PD_BITS(PMC_PDRCFG0, 6U), /*!< Power Switch and DSR Enable for the VDD2_MEDIA and VDDN_MEDIA …
85 …kPDRUNCFG_DSR_VDDN_COM = MAKE_PD_BITS(PMC_PDRCFG0, 8U), /*!< Power Switch and DSR Enable for the V…
86 kPDRUNCFG_PD_VDD2_DSP = MAKE_PD_BITS(PMC_PDRCFG0, 9U), /*!< Power switch for the HiFi4 DSP. */
87 …kPDRUNCFG_PD_VDD2_MIPI = MAKE_PD_BITS(PMC_PDRCFG0, 10U), /*!< Power Switch for the MIPI PHY…
88 kPDRUNCFG_LP_DCDC = MAKE_PD_BITS(PMC_PDRCFG0, 12U), /*!< DCDC Low-Power Mode. */
89 kPDRUNCFG_PD_RBB_VDD1 = MAKE_PD_BITS(PMC_PDRCFG0, 22U), /*!< Power Down RBB in VDD1. */
90 …kPDRUNCFG_PD_AFBB_VDD1 = MAKE_PD_BITS(PMC_PDRCFG0, 23U), /*!< Power Down AFBB in VDD1 Domai…
91 …kPDRUNCFG_PD_RBB_VDD2 = MAKE_PD_BITS(PMC_PDRCFG0, 24U), /*!< Power Down RBB in VDD2 Domain…
92 …kPDRUNCFG_PD_AFBB_VDD2 = MAKE_PD_BITS(PMC_PDRCFG0, 25U), /*!< Power Down AFBB in VDD2 Domai…
[all …]
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/drivers/ |
| D | fsl_power.h | 45 #define PMC_PDRCFG0 0x1U macro
84 …MAKE_PD_BITS(PMC_PDRCFG0, 6U), /*!< Power Switch and DSR Enable for the VDD2_MEDIA and VDDN_MEDIA …
85 …kPDRUNCFG_DSR_VDDN_COM = MAKE_PD_BITS(PMC_PDRCFG0, 8U), /*!< Power Switch and DSR Enable for the V…
86 kPDRUNCFG_PD_VDD2_DSP = MAKE_PD_BITS(PMC_PDRCFG0, 9U), /*!< Power switch for the HiFi4 DSP. */
87 …kPDRUNCFG_PD_VDD2_MIPI = MAKE_PD_BITS(PMC_PDRCFG0, 10U), /*!< Power Switch for the MIPI PHY…
88 kPDRUNCFG_LP_DCDC = MAKE_PD_BITS(PMC_PDRCFG0, 12U), /*!< DCDC Low-Power Mode. */
89 kPDRUNCFG_PD_RBB_VDD1 = MAKE_PD_BITS(PMC_PDRCFG0, 22U), /*!< Power Down RBB in VDD1. */
90 …kPDRUNCFG_PD_AFBB_VDD1 = MAKE_PD_BITS(PMC_PDRCFG0, 23U), /*!< Power Down AFBB in VDD1 Domai…
91 …kPDRUNCFG_PD_RBB_VDD2 = MAKE_PD_BITS(PMC_PDRCFG0, 24U), /*!< Power Down RBB in VDD2 Domain…
92 …kPDRUNCFG_PD_AFBB_VDD2 = MAKE_PD_BITS(PMC_PDRCFG0, 25U), /*!< Power Down AFBB in VDD2 Domai…
[all …]
|
