Home
last modified time | relevance | path

Searched refs:PMC_PDCFGSTATUS2_SRAM10_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h39469 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
39475 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT735S_cm33_core1.h39529 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
39535 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT735S_ezhv.h55236 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
55242 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT735S_cm33_core0.h55283 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
55289 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h42326 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
42332 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT758S_hifi1.h42264 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
42270 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT758S_cm33_core0.h58082 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
58088 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT758S_ezhv.h57974 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
57980 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h42264 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
42270 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT798S_cm33_core1.h42326 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
42332 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT798S_hifi4.h57997 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
58003 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT798S_cm33_core0.h58082 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
58088 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)
DMIMXRT798S_ezhv.h57998 #define PMC_PDCFGSTATUS2_SRAM10_MASK (0x400U) macro
58004 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS2_SRAM10_SHIFT)) & PMC_PDCFGSTATUS2_SRAM10_MASK)