Home
last modified time | relevance | path

Searched refs:PMC_PDCFGSTATUS0_DPD_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h39047 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
39053 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT735S_cm33_core1.h39107 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
39113 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT735S_ezhv.h54814 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
54820 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT735S_cm33_core0.h54861 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
54867 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h41904 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
41910 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT758S_hifi1.h41842 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
41848 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT758S_cm33_core0.h57660 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
57666 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT758S_ezhv.h57552 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
57558 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h41842 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
41848 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT798S_cm33_core1.h41904 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
41910 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT798S_hifi4.h57575 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
57581 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT798S_cm33_core0.h57660 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
57666 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)
DMIMXRT798S_ezhv.h57576 #define PMC_PDCFGSTATUS0_DPD_MASK (0x8U) macro
57582 … (((uint32_t)(((uint32_t)(x)) << PMC_PDCFGSTATUS0_DPD_SHIFT)) & PMC_PDCFGSTATUS0_DPD_MASK)