/hal_nxp-latest/mcux/mcux-sdk/drivers/trng/ |
D | fsl_trng.c | 669 #define TRNG_PKRMAX_REG(base) ((base)->PKRMAX)
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW20Z4/ |
D | MKW20Z4.h | 8165 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member 8240 #define TRNG_PKRMAX_REG(base) ((base)->PKRMAX)
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/ |
D | MKW30Z4.h | 8165 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member 8240 #define TRNG_PKRMAX_REG(base) ((base)->PKRMAX)
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW40Z4/ |
D | MKW40Z4.h | 8165 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member 8240 #define TRNG_PKRMAX_REG(base) ((base)->PKRMAX)
|
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/ |
D | K32L2A31A.h | 16928 …__IO uint32_t PKRMAX; /**< TRNG Poker Maximum Limit Register, offset: 0… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/ |
D | K32L2A41A.h | 16928 …__IO uint32_t PKRMAX; /**< TRNG Poker Maximum Limit Register, offset: 0… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW31Z4/ |
D | MKW31Z4.h | 7252 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW21Z4/ |
D | MKW21Z4.h | 7181 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/ |
D | K32L3A60_cm4.h | 21142 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
D | K32L3A60_cm0plus.h | 21252 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW41Z4/ |
D | MKW41Z4.h | 7252 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV56F24/ |
D | MKV56F24.h | 25208 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV58F24/ |
D | MKV58F24.h | 26974 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/ |
D | MK80F25615.h | 24125 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/ |
D | MK82F25615.h | 25105 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/ |
D | MIMXRT685S_dsp.h | 27648 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
D | MIMXRT685S_cm33.h | 37299 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK27FA15/ |
D | MK27FA15.h | 23760 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK28FA15/ |
D | MK28FA15.h | 23762 …__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0x… member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U3/ |
D | MCIMX7U3_cm4.h | 34208 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U5/ |
D | MCIMX7U5_cm4.h | 34209 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/ |
D | MIMXRT1015.h | 32072 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/ |
D | MIMXRT1011.h | 29129 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/ |
D | MIMXRT633S.h | 37299 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/ |
D | MIMXRT595S_dsp.h | 42284 … __IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */ member
|