Home
last modified time | relevance | path

Searched refs:PHY_BCTL_SPEED0_MASK (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phyar8031/
Dfsl_phyar8031.c377 regValue &= PHY_BCTL_SPEED0_MASK; in PHY_AR8031_SetLinkSpeedDuplex()
382 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_AR8031_SetLinkSpeedDuplex()
387 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_AR8031_SetLinkSpeedDuplex()
419 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_AR8031_EnableLoopback()
451 … regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_RESET_MASK; in PHY_AR8031_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phyksz8081/
Dfsl_phyksz8081.c269 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_KSZ8081_SetLinkSpeedDuplex()
273 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_KSZ8081_SetLinkSpeedDuplex()
304 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_KSZ8081_EnableLoopback()
317 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_KSZ8081_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phyvsc8541/
Dfsl_phyvsc8541.c271 regValue &= PHY_BCTL_SPEED0_MASK; in PHY_VSC8541_SetLinkSpeedDuplex()
276 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_VSC8541_SetLinkSpeedDuplex()
281 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_VSC8541_SetLinkSpeedDuplex()
314 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_VSC8541_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phyrtl8201/
Dfsl_phyrtl8201.c243 if ((regValue & PHY_BCTL_SPEED0_MASK) != 0U) in PHY_RTL8201_GetLinkSpeedDuplex()
280 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_RTL8201_SetLinkSpeedDuplex()
284 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_RTL8201_SetLinkSpeedDuplex()
316 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_RTL8201_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phydp83848/
Dfsl_phydp83848.c229 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_DP83848_SetLinkSpeedDuplex()
233 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_DP83848_SetLinkSpeedDuplex()
262 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_DP83848_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phyksz8041/
Dfsl_phyksz8041.c240 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_KSZ8041_SetLinkSpeedDuplex()
244 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_KSZ8041_SetLinkSpeedDuplex()
275 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_KSZ8041_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phylan8720a/
Dfsl_phylan8720a.c257 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_LAN8720A_SetLinkSpeedDuplex()
261 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_LAN8720A_SetLinkSpeedDuplex()
292 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_LAN8720A_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phyrtl8211f/
Dfsl_phyrtl8211f.c402 regValue &= PHY_BCTL_SPEED0_MASK; in PHY_RTL8211F_SetLinkSpeedDuplex()
407 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_RTL8211F_SetLinkSpeedDuplex()
412 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_RTL8211F_SetLinkSpeedDuplex()
445 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_RTL8211F_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/device/phylan8741/
Dfsl_phylan8741.c271 regValue |= PHY_BCTL_SPEED0_MASK; in PHY_LAN8741_SetLinkSpeedDuplex()
275 regValue &= ~PHY_BCTL_SPEED0_MASK; in PHY_LAN8741_SetLinkSpeedDuplex()
306 regValue = PHY_BCTL_SPEED0_MASK | PHY_BCTL_DUPLEX_MASK | PHY_BCTL_LOOP_MASK; in PHY_LAN8741_EnableLoopback()
/hal_nxp-latest/mcux/mcux-sdk/cmsis_drivers/enet/
Dfsl_enet_phy_cmsis.c57 bsctlReg &= ~(PHY_BCTL_DUPLEX_MASK | PHY_BCTL_SPEED0_MASK | PHY_BCTL_AUTONEG_MASK); in PHY_SetForcedSpeedDuplexMode()
64 bsctlReg |= PHY_BCTL_SPEED0_MASK; in PHY_SetForcedSpeedDuplexMode()
/hal_nxp-latest/mcux/mcux-sdk/components/phy/
Dfsl_phy.h41 #define PHY_BCTL_SPEED0_MASK ((uint16_t)0x2000U) /*!< The PHY speed bit mask(LSB). */ macro