Searched refs:PE5 (Results 1 – 14 of 14) sorted by relevance
/hal_nxp-latest/mcux/mcux-sdk/drivers/llwu/ |
D | fsl_llwu.c | 81 regBase = &base->PE5; in LLWU_SetExternalWakeupPinMode()
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z1287/ |
D | MKV10Z1287.h | 5474 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV11Z7/ |
D | MKV11Z7.h | 6262 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM35Z7/ |
D | MKM35Z7.h | 9879 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM34Z7/ |
D | MKM34Z7.h | 10032 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV56F24/ |
D | MKV56F24.h | 16350 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV58F24/ |
D | MKV58F24.h | 18116 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/ |
D | MK80F25615.h | 13925 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/ |
D | MK82F25615.h | 13919 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK28FA15/ |
D | MK28FA15.h | 13366 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK27FA15/ |
D | MK27FA15.h | 13364 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK26F18/ |
D | MK26F18.h | 15927 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/ |
D | MK65F18.h | 17744 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/ |
D | MK66F18.h | 17744 __IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */ member
|