Home
last modified time | relevance | path

Searched refs:PDM_STAT_LOWFREQF_MASK (Results 1 – 25 of 45) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/drivers/pdm/
Dfsl_pdm.c612 if (PDM_GetStatus(base) & PDM_STAT_LOWFREQF_MASK) in PDM_TransferHandleIRQ()
614 PDM_ClearStatus(base, PDM_STAT_LOWFREQF_MASK); in PDM_TransferHandleIRQ()
Dfsl_pdm.h64 …kPDM_StatusFrequencyLow = PDM_STAT_LOWFREQF_MASK, /*!< Mic app clock frequency not high enough…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h42630 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
42636 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h42628 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
42634 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h42628 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
42634 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h42630 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
42636 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h42630 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
42636 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_cm7.h42628 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
42634 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
DMIMX8MN6_ca53.h42642 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
42648 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h59397 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
59403 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
DMIMXRT1175_cm7.h58495 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
58501 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm7.h57971 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
57977 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
DMIMXRT1165_cm4.h58873 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
58879 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h58495 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
58501 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h61125 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
61131 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm4.h62781 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
62787 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
DMIMXRT1166_cm7.h61879 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
61885 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h61125 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
61131 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h61125 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
61131 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
DMIMX8MM6_ca53.h60590 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
60596 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h61125 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
61131 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h63302 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
63308 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h62403 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
62409 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h61125 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
61131 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h61125 #define PDM_STAT_LOWFREQF_MASK (0x20000000U) macro
61131 … (((uint32_t)(((uint32_t)(x)) << PDM_STAT_LOWFREQF_SHIFT)) & PDM_STAT_LOWFREQF_MASK)

12