Home
last modified time | relevance | path

Searched refs:PCC_PCCn_CGC_SHIFT (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/s32/drivers/s32k1/Mcu/src/
DClock_Ip_Frequency.c940 …equency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[59U] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_ADC0_CLK_Frequency()
950 …equency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[39U] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_ADC1_CLK_Frequency()
970 …equency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[115] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_CMP0_CLK_Frequency()
979 …requency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[62] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_CMU0_CLK_Frequency()
989 …requency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[63] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_CMU1_CLK_Frequency()
999 …requency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[50] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_CRC0_CLK_Frequency()
1015 …requency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[33] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_DMAMUX0_CLK_Frequency()
1035 …quency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[121U] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_ENET_CLK_Frequency()
1053 …equency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[97U] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_EWM0_CLK_Frequency()
1062 …equency &= Clock_Ip_u32EnableGate[((IP_PCC->PCCn[36U] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)]; in get_FLEXCAN0_CLK_Frequency()
[all …]
DClock_Ip_Specific.c655 if(((IP_PCC->PCCn[62] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in getCmuFircConfig()
662 if(((IP_PCC->PCCn[63] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in getCmuFircConfig()
1033 if(((IP_PCC->PCCn[62] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in Clock_Ip_ClockPowerModeChangeNotification()
1040 if(((IP_PCC->PCCn[63] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in Clock_Ip_ClockPowerModeChangeNotification()
1087 if(((IP_PCC->PCCn[62] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in Clock_Ip_ClockPowerModeChangeNotification()
1094 if(((IP_PCC->PCCn[63] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in Clock_Ip_ClockPowerModeChangeNotification()
1136 if(((IP_PCC->PCCn[62] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in Clock_Ip_ClockPowerModeChangeNotification()
1143 if(((IP_PCC->PCCn[63] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT) == 1U) in Clock_Ip_ClockPowerModeChangeNotification()
DClock_Ip_Gate.c432 RegValue |= ((uint32)(Config->Enable) << PCC_PCCn_CGC_SHIFT); in Clock_Ip_ClockSetPccCgcEnable_TrustedCall()
/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K116_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
DS32K118_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
DS32K142_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
DS32K142W_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
DS32K146_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
DS32K144W_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
DS32K144_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
DS32K148_PCC.h120 #define PCC_PCCn_CGC_SHIFT (30U) macro
122 #define PCC_PCCn_CGC(x) (((uint32_t)(((uint32_t)(x)) << PCC_PCCn_CGC_SHIFT
/hal_nxp-latest/s32/drivers/s32k3/Mcu/src/
DClock_Ip_Monitor.c238 if (0U == ((IP_PCC->PCCn[62] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)) in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()
253 if (0U == ((IP_PCC->PCCn[63] & PCC_PCCn_CGC_MASK) >> PCC_PCCn_CGC_SHIFT)) in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()