Home
last modified time | relevance | path

Searched refs:PCC3_PCC_WDOG3_CGC_MASK (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD7/
DMIMX8UD7_dsp1.h42295 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
42301 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
DMIMX8UD7_dsp0.h42915 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
42921 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
DMIMX8UD7_cm33.h44497 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
44503 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD3/
DMIMX8UD3_cm33.h44497 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
44503 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
DMIMX8UD3_dsp0.h42915 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
42921 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/
DMIMX8UD5_cm33.h42889 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
42895 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
DMIMX8UD5_dsp0.h41328 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
41334 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US5/
DMIMX8US5_dsp0.h41328 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
41334 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
DMIMX8US5_cm33.h42889 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
42895 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US3/
DMIMX8US3_dsp0.h42915 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
42921 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)
DMIMX8US3_cm33.h44497 #define PCC3_PCC_WDOG3_CGC_MASK (0x40000000U) macro
44503 … (((uint32_t)(((uint32_t)(x)) << PCC3_PCC_WDOG3_CGC_SHIFT)) & PCC3_PCC_WDOG3_CGC_MASK)