Home
last modified time | relevance | path

Searched refs:OC (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/cmt/
Dfsl_cmt.c134 base->OC = CMT_OC_CMTPOL(config->iroPolarity) | CMT_OC_IROPEN(config->isIroEnabled); in CMT_Init()
323 uint8_t ocReg = base->OC; in CMT_SetIroState()
329 base->OC = ocReg; in CMT_SetIroState()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/
DMKW30Z4.h911 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
936 #define CMT_OC_REG(base) ((base)->OC)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW20Z4/
DMKW20Z4.h911 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
936 #define CMT_OC_REG(base) ((base)->OC)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW40Z4/
DMKW40Z4.h911 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
936 #define CMT_OC_REG(base) ((base)->OC)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW22D5/
DMKW22D5.h1291 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW24D5/
DMKW24D5.h1291 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK22F12/
DMK22F12.h4927 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK24F12/
DMK24F12.h6764 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW31Z4/
DMKW31Z4.h1105 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW21Z4/
DMKW21Z4.h1034 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK64F12/
DMK64F12.h6806 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK63F12/
DMK63F12.h6793 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW41Z4/
DMKW41Z4.h1105 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h5028 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h5022 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK28FA15/
DMK28FA15.h5092 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK27FA15/
DMK27FA15.h5090 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK26F18/
DMK26F18.h6817 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/
DMK65F18.h6868 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/
DMK66F18.h6868 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */ member