Home
last modified time | relevance | path

Searched refs:NPU_SCRATCH0_2_SCR_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h47500 #define NPU_SCRATCH0_2_SCR_MASK (0xFFFFFFFFU) macro
47503 … (((uint32_t)(((uint32_t)(x)) << NPU_SCRATCH0_2_SCR_SHIFT)) & NPU_SCRATCH0_2_SCR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_ezhv.h50262 #define NPU_SCRATCH0_2_SCR_MASK (0xFFFFFFFFU) macro
50265 … (((uint32_t)(((uint32_t)(x)) << NPU_SCRATCH0_2_SCR_SHIFT)) & NPU_SCRATCH0_2_SCR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_ezhv.h50238 #define NPU_SCRATCH0_2_SCR_MASK (0xFFFFFFFFU) macro
50241 … (((uint32_t)(((uint32_t)(x)) << NPU_SCRATCH0_2_SCR_SHIFT)) & NPU_SCRATCH0_2_SCR_MASK)