Home
last modified time | relevance | path

Searched refs:NPU_CANVAS_SECOND_X_ADJ_COUNT_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h47846 #define NPU_CANVAS_SECOND_X_ADJ_COUNT_MASK (0xFU) macro
47849 …2_t)(((uint32_t)(x)) << NPU_CANVAS_SECOND_X_ADJ_COUNT_SHIFT)) & NPU_CANVAS_SECOND_X_ADJ_COUNT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_ezhv.h50608 #define NPU_CANVAS_SECOND_X_ADJ_COUNT_MASK (0xFU) macro
50611 …2_t)(((uint32_t)(x)) << NPU_CANVAS_SECOND_X_ADJ_COUNT_SHIFT)) & NPU_CANVAS_SECOND_X_ADJ_COUNT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_ezhv.h50584 #define NPU_CANVAS_SECOND_X_ADJ_COUNT_MASK (0xFU) macro
50587 …2_t)(((uint32_t)(x)) << NPU_CANVAS_SECOND_X_ADJ_COUNT_SHIFT)) & NPU_CANVAS_SECOND_X_ADJ_COUNT_MASK)